Abstract-Programmable Logic Controller (PLC) is an electronic circuit that can do a variety control function on complex levels and used as a substitute of mechanic relays components that used on control system. Over the past ten to fifteen years, many different programming languages have been used to program the PLC. For one programming language such as ladder diagram, each type of PLC have the rules and differences in the way of programming. In fact, modern industry usually uses not only one type of PLC alone but various types of PLC. It would be inefficient, both in terms of time and material. This paper discuss about ladder comppiler software design for micro class of PLC based on ARM processor. The architecture software was developed on the VB.Net platform. The designed software can work properly to compile ladder diagrams into commands/instructions and sent it to PLC. The design included status monitoring which is received I/O PLC status. The communications between ladder programmer software and PLC for each architecture part can work properly without any interruption with 100% reliable in terms of compiling from ladder diagram to ladder opcode. This software has been able to do the compiling process less than a second. 
I. INTRODUCTION
Programmable Logic Controller (PLC) is basically a controller specially designed to control a process or machine. Based on the number of inputs/outputs it has, generally PLC can be divided into 3 (three) groups [1] - [3] :
 PLC Micro (I/O PLC < 32 terminal);  PLC Mini (I/O PLC ~ 32 -128 terminal);  PLC Large /PLC Rack (I/O PLC > 128 terminal). Generally, PLC consists of two main structuring components: Central Processing Unit (CPU) and interface system of input/output [1] - [4] . PLC works by reading the state of its inputs, for later used to change the state of its output. The changes that occurred in the PLC output is depending on the program. There is a compiler that compiles the ladder diagram to be opcode that will be loaded on PLC memory. PLC's processor needs Operating System (OS) to read and interpret opcode and then to execute program. During in its process, PLC conducts three main operation [1] - [3] :
 Reading input data from external equipment via input module;  Executing a logic control program stored in the memory of PLC;  Updating the data in the output module. Besides, PLC also consists of software element which will construct ladder diagram or mnemonic code. That code will be sent to PLC using programming device to trigger instruction in PLC such as read data input or write data to output/memory.
Ladder diagram is the easiest program leanguage to user for develop controlling rule on PLC. Ladder diagram describes the instructions like Boolean/Logic operations and switching operations. There are some samples of ladder diagram such as normally open/close, add, compare, coil, and, or, etc [5] .
This paper discuss as follows: second section will discuss about the architecture of ladder diagram programmer software; in the third section will be continued by discussing the result of implementation and experiment; and the last section will contain conclusions and suggestions. Fig. 1 show the shoftware architecture of Ladder programmer with four main menus. 
II. SYSTEM MODELLING

A. Ladder Programmer
B. Ladder Comppiller Concept
The ladder compiller program software has the following working flow as can be seen on Fig. 2 . Fig. 2 shows all procedure which designed on VB.net. One of all is the serial communication procedure. This procedure contains the UART protocol, so the software can transfer data from / to PLC. We design the sofware work with baudrate 19200 bps. One of all is the serial communication procedure. This procedure contains the UART protocol, so the software can transfer data from / to PLC. We design the sofware work with baudrate 19200 bps.
Other procedure is designed as like as usual given from the platform to simplify the software architecture. This research is focused on ladder to opcode comppiler design.
C. Ladder to Opcode Comppiler Design
In this procedure, we described encode-decode process from ladder diagram or instruction to binary opcode. Opcode construct by three binary code ### and followed by <data>. Three binary code provide possiblility to compille up to 1000 instructions. Table I contains common use instructions list that developed on this work.
Design page only use one picturebox and every cell create by lines from GDI+ makes every cell not deffine by array picturebox, but array region. Region is a velue thet represent viewer coordinate area from point (x1,y1) to (x2,y1), and (x1,y2) to (x2,y2)). The program will find region that contain ladder component and compille the ladder to appreciate opcode. Ladder opcode operand word will be classified into three categories below:
 If the first digit is "0", then the operand is in BCD format  If the first digit is "1", then the operand is in Binary format  If the first digit is "2", then the operand is from register. Table II contain the data memory area as designed PLC Format. From that test, It's proved that the opcode are matched with the initialization design. The size of the opcode depends on the operand number and each value. For every opcode is always ended by "@" as designed.
B. Time Process
Time process is very important parameters to prove that the system is reliable. Time process also can show how the system works to compile ladder into opcode. We can say that the faster compilation is better for user.
We measure the time process by insert timer on program. Timer wil begin by single click on compile order and stop on opcode has resulted. Table IV show the averrage time process for several instructions. Logical operation need more time to compile than other operation. It's because in the logical operation system must convert the hexadecimal operand into binary operand first and the execute them. Time proccess for single instruction has less then 2 ms.
C. Load Process
Load process test is to prove that the opcode as compiled result can be send to PLC ROM and readable by PLC processsor properly. It also proves that serial communication is work properly.
The scenario is trying to send simplest opcode. There is the ladder diagram which only consist an input and an ouput. See the picture below. To send the opcode, first software will send a command #LOADCPURDY and then the opcode. If load opcode to PLC success, PLC will respond by replying software #LOADCPUSUCCESS and if not then PLC will reply #LOADCPUOVERLOAD.
Opcode result from the ladder diagram above is 000000000008000800@. It will be sent into PLC and show that the load success without any interruption. Time needed to send complite opcode to PLC is 19.734 ms. The result showed that the opcode was success to send into PLC without any interruption. To send this opcode, it needed longer transmition time than simplest ladder opcode. Trinsmistion time for long opcode was 453 ms.
III. CONCLUSIONS
Design of ladder diagram software compiler for PLC based ARM architecture CPU using VB.Net platform can work properly without any interruption. The time process is also reliable. And the most important thing which is the compiling process has 100% matched without errors. The time process to compile and to load is still reliable because it's less than 1 s.
The next project from this research is to make user interface more user friendly. So it will be more interesting and easier to control and monitor the PLC based on ARM processor.
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